cConsider a sequence of memory references of word addresses: 22, 25, 24, 56, 40, 24, 20 Cache size 8 words and assume LRU replacement strategy Consider 3 different cache organizations: Direct mapped, block size 1 word 2-way set associative, block size 2 words Fully associative, block size 1 word For each organization: 1. Specify the number of index/offset bits 2. Mark each reference as hit ( h ) or miss ( m ) and show the final content of the cache When done, discuss different techniques that help reduce the Miss rate.