Given these minterms (4,5,6,7,8,9,10,13,14,15), write a VHDL STATEMAENT for the function as a SOP Please use this entitiy declaration in formulating the statement Entitiy midterm is port (a, b,c, d : in STD_LOGIC: F: out STD_LOGIC); end midterm;