![subject](/tpl/images/cats/informatica.png)
Computers and Technology, 11.03.2020 18:42 kirinaallison
You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can perform a write to an independent cache address every four processor cycles.
a. How many bytes wide should each write buffer entry be?
b. What speedup could be expected in the steady state by using a merging write buffer instead of a non-merging buffer when zeroing memory by the execution of 64-bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the L2 cache?
c. What would be the effect of possible L1 misses on the number of required write buffer entries for systems with blocking and non-blocking caches?
![ansver](/tpl/images/cats/User.png)
Answers: 3
![](/tpl/images/ask_question.png)
![](/tpl/images/ask_question_mob.png)
Another question on Computers and Technology
![question](/tpl/images/cats/informatica.png)
Computers and Technology, 22.06.2019 13:30
Use the keyword strategy to remember the meaning of the following word. the meaning for the word has been provided. write your keyword and describe the picture you would create in your mind. centurion: a commander in the army of ancient rome. keyword: picture:
Answers: 2
![question](/tpl/images/cats/informatica.png)
Computers and Technology, 23.06.2019 13:00
Which one of the following voltages should never be measured directly with a vom? a. 1200 v b. 500 v c. 800 v d. 100v
Answers: 2
![question](/tpl/images/cats/informatica.png)
Computers and Technology, 23.06.2019 17:00
The camera still is bad even with the new iphone xr and especially in low light it is even worst because you can see the pixels more if its in low light. if all you apple customers want apple to fix this then lets fill there feedback with complaints about the
Answers: 1
![question](/tpl/images/cats/informatica.png)
Computers and Technology, 23.06.2019 21:30
Which of the following includes the three primary network access technologies? dsl, cable modem, broadband lan, wan, man voip, uc, iptv tcp/ip, ftp, dhcp
Answers: 2
You know the right answer?
You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2...
Questions
![question](/tpl/images/cats/himiya.png)
![question](/tpl/images/cats/obshestvoznanie.png)
Social Studies, 24.05.2021 09:50
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 09:50
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 09:50
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 14:00
![question](/tpl/images/cats/mat.png)
![question](/tpl/images/cats/istoriya.png)
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 14:00
![question](/tpl/images/cats/en.png)
English, 24.05.2021 14:00
![question](/tpl/images/cats/biologiya.png)
![question](/tpl/images/cats/istoriya.png)
![question](/tpl/images/cats/mkx.png)
![question](/tpl/images/cats/istoriya.png)
History, 24.05.2021 14:00
![question](/tpl/images/cats/istoriya.png)
History, 24.05.2021 14:00
![question](/tpl/images/cats/himiya.png)
Chemistry, 24.05.2021 14:00
![question](/tpl/images/cats/fizika.png)
![question](/tpl/images/cats/en.png)
![question](/tpl/images/cats/himiya.png)
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 14:00
![question](/tpl/images/cats/mat.png)
Mathematics, 24.05.2021 14:00